JINR Document Server 15 records found  Search took 0.00 seconds. 
1.
Technical design of a detector (Solenoidal Detector) April 1, 1992 to be operated at the Superconducting Super Collider / Trilling, George H. ; Berger, Edmond L. ; Blair, R.E. ; Dawson, J.W. ; Ekenberg, T.L. ; Derrick, M. ; Fields, T.H. ; Guarino, V. ; Hagstrom, R.T. ; Hill, N.F. ; et al [SDC-92-201SSCL-SR-1215]
External links: BOOKS FBOOKS FERMILABOTHER OSTI
2.
Possibility of using RICH detectors in a trigger / Butenko, V.A. ; Grebenyuk, V.M. ; Drozdov, V.A. ; Kurilin, A.S. ; Levchanovsky, F.V. ; Lomakin, Yu.F. ; Prikhodko, V.I. ; Volodko, A.G. [JINR-E1-91-412]
3.
Expression of interest by the Solenoidal Detector Collaboration to construct and operate a detector at the Superconducting Super Collider / Trilling, George H. ; Berger, Edmond L. ; Blair, R.E. ; Dawson, J.W. ; Derrick, M. ; Fields, T.H. ; Hagstrom, R.T. ; Hill, N.F. ; Job, P. ; Kirk, T.B. ; et al [SSCL-SR-1158SSC-EOI0003]
External link: KEKSCAN
4.
Letter of Intent by the Solenoidal Detector Collaboration to construct and operate a detector at the Superconducting Super Collider / Trilling, George H. ; Berger, Edmond L. ; Blair, R.E. ; Dawson, J.W. ; Ekenberg, T.L. ; Derrick, M. ; Fields, T.H. ; Guarino, V. ; Hagstrom, R.T. ; Hill, N.F. ; et al [SSCL-SR-1153ASSC-LOI0001SDC-90-151]
External link: FERMILABOTHER
5.
MULTIMICROPROCESSOR SYSTEM FOR CONTROL OF AN INTELLIGENT GRAPHIC TERMINAL. SYSTEM ARCHITECTURE / Leich, H. ; Levchanovsky, F.V. ; Prikhodko, V.I. [JINR-P10-83-7]
6.
MULTIMICROPROCESSOR SYSTEM FOR CONTROL OF AN INTELLIGENT GRAPHIC TERMINAL: TECHNICAL REALIZATION / Leich, H. ; Levchanovsky, F.V. ; Prikhodko, V.I. [JINR-P11-83-385]
7.
THE STRUCTURE OF A MULTIPROCESSOR SYSTEM FOR AN INTELLIGENT GRAPHIC TERMINAL / Leich, H. ; Levchanovsky, F.V. [JINR-E11-81-297]
8.
A MICROCOMPUTER BASED DISPLAY PROCESSOR / Levchanovsky, F.V. ; Prikhodko, V.I. ; Ton, T. ; Chelnokova, V.V. [JINR-P11-12223]
9.
Graphic Monitor Using Bistable Repeller Storage CRT: General Description / Levchanovsky, F.V. ; Nikulnikov, A.V. ; Prikhodko, V.I. [JINR-P11-10579]
10.
Display Processor in CAMAC System / Gruia, A.S.L. ; Levchanovsky, F.V. ; Nikulnikov, A.V. ; Prikhodko, V.I. [JINR-P11-10580]
11.
Display Processor in CAMAC System / Gruia, A.S.L. ; Levchanovsky, F.V. ; Nikulnikov, A.V. ; Prikhodko, V.I.
12.
System for Automation of experiments on Neutron Fourier Diffractometer FSD / Bogdzel, A A ; Bokuchava, G D ; Butenko, V A ; Drozdov, V A ; Zhuravlev, V V ; Kuzmin, E S ; Levchanovsky, F V ; Pole, A V ; Prikhodko, V I ; Sirotin, A P [JINRP10200421] [P10200421]
External link: Fulltext from JINR Dubna
13.
Possibility of using RICH-detectors in a trigger / Butenko, V A ; Grebenyuk, V M ; Drozdov, V A ; Kurilin, A S ; Levchanovsky, F V ; Lomakin, Yu F ; Prikhodko, V I ; Volodko, A G [E1-91-412] [JINR-E1-91-412]
14.
Microcomputer based storage tube display graphic terminal / Leich, H ; Levchanovsky, F V ; Nikulnikov, A ; Polyntsev, A D ; Prikhodko, V I [JINR-E11-81-296]
15.
The structure of a multi-microprocessor system for an intelligent graphic terminal / Leich, H ; Levchanovsky, F V [JINR-E11-81-297]

See also: similar author names
2 Levchanovsky, F.
11 Levchanovsky, F.V.
Interested in being notified about new results for this query?
Set up a personal email alert or subscribe to the RSS feed.
Haven't found what you were looking for? Try your search on other servers:
Levchanovsky, F V in Amazon
Levchanovsky, F V in CERN EDMS
Levchanovsky, F V in CERN Indico
Levchanovsky, F V in CERN Intranet
Levchanovsky, F V in CiteSeer
Levchanovsky, F V in Google Books
Levchanovsky, F V in Google Scholar
Levchanovsky, F V in Google Web
Levchanovsky, F V in IEC
Levchanovsky, F V in IHS
Levchanovsky, F V in INSPEC
Levchanovsky, F V in INSPIRE
Levchanovsky, F V in ISO
Levchanovsky, F V in KISS Books/Journals
Levchanovsky, F V in KISS Preprints
Levchanovsky, F V in NEBIS
Levchanovsky, F V in SLAC Library Catalog
Levchanovsky, F V in Scirus